Scalable Embedded Flash for Mixed-signal Asics

نویسنده

  • Christian Binard
چکیده

Fast time-to-market for mixed-signal ASICs with embedded non-volatile memory (NVM) requires robust IP blocks of different array sizes. This paper describes array topology, design architecture and digital wrapper trade-offs that must be considered in designing a scalable NVM. Specific time generator, sense amplifier and array topology are displayed as well as a BIST specific approach. Finally HIMOS® Flash realizations of different sizes (128 Bytes to 128 kBytes) based on the same IP block are depicted.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Scalable Test Solutions: A Means of Improving ASIC Performance and Time-to-Market in Mixed-Signal Engineering Test

In a quest for shorter time-to-market and higher test quality of complex mixed-signal ICs, a novel approach for Mixed-Signal Engineering Test and Low Volume Production Test is devised. The approach builds upon making available to designers a scalable approach for engineering test of mixed-signal ASICs where the low cost entry starts at using standard off-the-shelves lowcost PC-plugin instrument...

متن کامل

FMMU: A Hardware-Automated Flash Map Management Unit for Scalable Performance of NAND Flash-Based SSDs

NAND flash-based Solid State Drives (SSDs), which are widely used from embedded systems to enterprise servers, are enhancing performance by exploiting the parallelism of NAND flash memories. To cope with the performance improvement of SSDs, storage systems have rapidly adopted the host interface for SSDs from Serial-ATA, which is used for existing hard disk drives, to high-speed PCI express. Si...

متن کامل

The Circuit Design of Current-Mode Image Sensor Embedded Smooth Spatial Filter With Flash A/D Converter

The paper presents a current-mode CMOS image sensor embedded smooth spatial filter algorithm with a flash analog-to-digital (A/D) converter. The sensor includes a 66×66 pixel array with an on-chip 6-bit A/D converter that can identify the output value of pixels in gray level resolution. The last row of pixel cells (1 ×66) based on the double sampling is used for reducing fixed pattern noise (FP...

متن کامل

Designing Performance Enhanced Digital Signal Processors Using Loop Transformations

Digital Signal Processors (DSPs) are employed in all fields of multimedia applications such as speech, audio, modem, video, or graphics. Often, they are embedded into multimedia systems as a System on Chip (SoC) component. Although DSPs could still be modified in the SoC domain, they are mainly employed as fixed DSP cores. Possible adaptations to the embedding system are not carried out. Thus, ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004